 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| ISD1916 ISD1916 SINGLE-CHIP, MULTIPLE-MESSAGE VOICE RECORD/PLAYBACK DEVICE 10.6- TO 32-SECONDS DURATION -1- Publication Release Date: September 11, 2007 Revision 0 ISD1916 TABLE OF CONTENTS 1. GENERAL DESCRIPTION ............................................................................................................... 3 2. FEATURES ....................................................................................................................................... 3 3. BLOCK DIAGRAM ............................................................................................................................ 5 4. PIN CONFIGURATION ..................................................................................................................... 6 5. PIN DESCRIPTION .......................................................................................................................... 7 6. FUNCTIONAL DESCRIPTION ......................................................................................................... 9 6.1. Address Trigger ( NORM ) Operation ........................................................................................... 9 6.1.1. Record ( REC ) Operation ........................................................................................................ 9 6.1.2. Edge-triggered Playback ( PlayE ) Operation ........................................................................ 11 6.1.3. Level- triggered Playback ( PlayL )Operation ........................................................................ 11 6.1.4. Playback (Supersedes Record) Operation .......................................................................... 12 6.1.5. XCLK Feature....................................................................................................................... 13 6.2. 6.3. Direct Trigger ( MODE ) Operation ............................................................................................. 13 Other Operations ...................................................................................................................... 15 LED 6.3.1. Rosc Operation .................................................................................................................... 15 6.3.2. Operation .................................................................................................................... 15 6.3.3. Feed-Through mode Operation ........................................................................................... 15 6.3.4. Power-On Playback Operation ............................................................................................ 15 6.3.5. Automatic Single Message Playback ................................................................................... 16 6.3.6. Power is interrupted Abruptly ............................................................................................... 16 7. ABSOLUTE MAXIMUM RATINGS [1] .............................................................................................. 17 7.1 Operating Conditions ................................................................................................................... 17 8. ELECTRICAL CHARACTERISTICS............................................................................................... 18 8.1. DC Parameters ........................................................................................................................... 18 8.2. AC Parameters ........................................................................................................................... 19 9. TYPICAL APPLICATION CIRCUIT ................................................................................................ 20 10. PACKAGING ................................................................................................................................... 22 10.1 28-Lead 300-Mil Plastic Small Outline Integrated Circuit (SOIC) ........................................... 22 11. ORDERING INFORMATION .......................................................................................................... 23 12. VERSION HISTORY ....................................................................................................................... 24 -2- Publication Release Date: September 11, 2007 Revision 0 ISD1916 1. GENERAL DESCRIPTION Winbond's ISD1916 ChipCorder(R) is a new single-chip multiple-message record/playback series with dual operating modes (address trigger and direct trigger) with wide operating voltage ranging from 2.4V to 5.5V. The sampling frequency can be selected from 4 to 12 kHz via an external resistor, which also determines the duration from 10.6 to 32 seconds. The device is designed for mostly standalone applications, and of course, it can be manipulated by a microcontroller, if necessary. The two operating modes are address trigger and direct trigger. While in address trigger mode, both record and playback operations are manipulated according to the start address and end address specified through the start address and end address pins. However, in direct trigger mode, the device can configure the memory up to as many as eight equal messages, pending upon the fixed message configuration settings. With the record or playback feature being pre-selected, each message can be randomly accessed via its message control pin. The device has a selectable differential microphone input with AGC feature or single-ended analog input, AnaIn, under feed-through mode. Its differential Class D PWM speaker driver can directly drive a typical speaker or buzzer. 2. FEATURES The ISD1916 is a multiple messages record/playback device with two operational modes: address trigger ( NORM ) and direct trigger ( MODE ). The analog inputs and the outputs are: * * Supply voltage: 2.4V to 5.5V. External resistor, Rosc, selects sampling frequency and duration. Sampling Frequency Rosc 12 kHz 53.3 K 8 kHz 80 K 6.4 kHz 100 K 5.3 kHz 120 K 4 kHz 160 K * * * * * * * * Mic+/Mic- : differential microphone inputs. AGC : automatic gain control for microphone preamp circuit. FT : feed-through the AnaIn signal to the speaker outputs while AnaIn is converted from MIC+. When both FT and recording are active, device will record AnaIn signal into memory with AnaIn signal output to speaker simultaneously. SP+/SP- : Class-D PWM differential speaker drivers. LED : during recording, LED is on. Automatically power down after each operation cycle. Playback takes precedence over the recording operation. Temperature option: -40C to +85C (Industrial) Packaging: available in SOIC only -3- Publication Release Date: September 11, 2007 Revision 0 ISD1916 2.1. Address trigger operational mode * While in address. NORM mode, flexible message duration is defined by start address and end * Utilize four start addresses ( S0 , S1 , S2 & S3 ) and four end addresses ( E0 , E1 , E2 & E3 ) to specific the message duration. * * REC : Level-hold or Edge-trigger (toggle on-off) recording from start to end addresses. PLAYE : Edge-trigger playback from start to end addresses and stops at EOM marker, if EOM is prior to end address. Toggle on-off. PLAYL : Level-hold playback from start to end addresses. Also, if constantly Low, device will loop playback from start to end addresses. * 2.2. Direct trigger operational mode * While MODE is active, utilizing, FMC1, FMC2 & FMC3 , the device reconfigures some pins to adapt various (1 to 8) fixed equal message configurations for random access and pre-defines the fixed message duration accordingly. * The control pins are: M1 ~ M8 (message activation) and R/P (record or playback selection). * The record or playback operation is pre-defined by the R/P pin. * Each message can be randomly accessed via its message control pin ( M1 ~ M8 ) and the desired operation is facilitated accordingly. -4- Publication Release Date: September 11, 2007 Revision 0 ISD1916 3. BLOCK DIAGRAM Rosc Clock Control MIC+_ AnaIn PreAmp Amp Antialiasing Filter Non-Volatile Multi Level Storage Array Smoothing Filter SP + Amp SP - AGC Automatic Gain Control (AGC) Device & Address Control Switch Power Conditioning Address Trigger: NORM LED FT Direct Trigger: MODE LED FT PlayE FMC3 PlayL REC XCLK S0 S1 S2 S3 E0 E1 E2 E3 VCCA VSSA VCCD VSSD VCCp VSSP1 VSSP2 FMC2 FMC1 R/P M1 M2 M3 M4 M5 M6 M7 M8 -5- Publication Release Date: September 11, 2007 Revision 0 ISD1916 4. PIN CONFIGURATION VSSD S0 / M1 S1 / M2 S2 / M3 S3 / M4 PlayL / FMC1 E0 / M5 VSSA E1 / M6 E2 / M7 E3 / M8 VSSP2 SPVCCP 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 VCCD NORM / MODE FT XCLK / FMC3 REC / R/P PlayE / FMC2 LED VCCA Rosc MicMic+_AnaIn AGC VSSP1 SP+ ISD1916 SOIC -6- Publication Release Date: September 11, 2007 Revision 0 ISD1916 5. PIN DESCRIPTION PIN NAME VSSD S0 / M1 PIN # 1 2 I/O I I FUNCTION Digital Ground: Ground path for digital circuits. [1] S0 : In Norm mode, Start Address Bit 0. M1 : When MODE is active, low active operation on 1st Message. Internal pull-up is active, low active operation on 2nd Message. Internal pull-up is active, low active operation on 3rd Message. Internal pull-up is active, low active operation on 4th Message. Internal pull-up S1 / M2 3 I & debounce existed. [1] S1 : In Norm mode, Start Address Bit 1. M2 : When MODE S2 / M3 4 I & debounce existed. [1] S2 : In Norm mode, Start Address Bit 2. M3 : When MODE S3 / M4 5 I & debounce existed. [1] S3 : In Norm mode, Start Address Bit 3. M4 : When MODE & debounce existed. PLAYL / FMC1 6 I E0 / M5 7 I PLAYL : In Norm mode, low active input, Level-hold playback start to end addresses, debounce & internal pull-up existed. Holding PLAYL Low constantly will perform looping playback function from start to end addresses with insignificant dead time between messages regardless of sampling frequencies. FMC1 : When MODE is active, FMC1 , together with FMC2 & FMC3 , setup various fixed-message configurations. [1] E0 : In Norm mode, End Address Bit 0. M5 : When MODE is active, low active operation on 5th Message. Internal pull-up VSSA E1/ M6 8 9 I I E2 / M7 10 I E3 / M8 11 I & debounce existed. Analog Ground: Ground path for analog circuits. [1] E1 : In Norm mode, End Address Bit 1. th M6 : When MODE is active, low active operation on 6 Message. Internal pull-up & debounce existed. [1] E2 : In Norm mode, End Address Bit 2. th M7 : When MODE is active, low active operation on 7 Message. Internal pull-up & debounce existed. [1] E3 : In Norm mode, End Address Bit 3. M8 : When MODE is active, low active operation on 8th Message. Internal pull-up VSSP2 SPVCCP SP+ VSSP1 AGC MIC+ / AnaIn 12 13 14 15 16 17 18 I O I O I I I & debounce existed. Ground: Ground for negative PWM speaker driver. SP-: Negative signal of the differential Class-D PWM speaker outputs. This output, together with the SP+, is used to drive an 8 speaker directly. Speaker Power Supply: Power supply for PWM speaker drivers. SP+: Positive signal of the differential Class-D PWM speaker outputs. This output, together with the SP-, is used to drive an 8 speaker directly. Ground: Ground for positive PWM speaker driver. Automatic Gain Control (AGC): The AGC adjusts the gain of the microphone preamplifier circuitry. * MIC+ : Non-inverting input of the differential microphone signal. * AnaIn : When FT is selected, the MIC+ input is configured to a single-ended input with 1Vp-p maximum input amplitude and feed-through to the speaker outputs. -7- Publication Release Date: September 11, 2007 Revision 0 ISD1916 PIN NAME MICRosc VCCA LED PLAYE / FMC2 PIN # 19 20 21 22 23 I/O I I I O I FUNCTION MIC- : Inverting input of the differential microphone signal. While FT is enabled, MIC- pin is disabled and must be floated. Oscillator Resistor: Connect an external resistor from this pin to VSSA to select the internal sampling frequency. Analog Power Supply: Power supply for analog circuits. LED output: During recording, this output is Low. Also, LED pulses Low momentarily at the end of playback. PLAYE : In Norm mode, low active input, edge-trigger playback from start to end addresses & toggle on-off. Debounce & internal pull-up existed. FMC2 : When MODE is active, FMC2 , together with FMC1 & FMC3 , setup various fixed-message configurations. REC : In Norm mode, level-hold (after 1 sec holding) or edge-trigger (toggle on-off), low active, recording from start to end addresses. Debounce & internal pull-up existed. R/P ( When MODE is active): REC / R/P 24 I * When R/P is set to Low, level-hold record operation is selected. * When R/P is set to High, edge-trigger & toggle on-off playback operation is selected. XCLK / FMC3 25 I FT 26 I Norm / MODE 27 I Notes: VCCD [1] 28 I External Clock: In Norm mode, low active and level-hold input. As XCLK activated, Rosc pin accepts external clock input signal, provided resistor at Rosc must be removed. Connecting this pin to High enables device running on internal clock via Rosc resistor. If not used, XCLK must be at high level. When MODE is active, FMC3 , together with FMC1 & FMC2 , setup various fixedmessage configurations. Feed-Through : Low active input, Level-hold, debounce & Internal pull-up required. When FT is selected, the MIC+ input is configured to a single-ended input with 1Vp-p maximum input amplitude and feed-through to the speaker outputs. Level-hold input. * Norm : When set to High, the device operates under Address trigger condition. * MODE : When set to Low, the device operates under direct trigger condition. The device reconfigures its pin definitions to fit various fixed-message configurations utilizing FMC1 , FMC2 & FMC3 pins as below table. FMC3 # of fixed messages FMC2 FMC1 0 0 0 1 0 0 1 2 0 1 0 3 0 1 1 4 1 0 0 5 1 0 1 6 1 1 0 7 1 1 1 8 Digital Power Supply: Power supply for digital circuits. : Address bits S0 , S1 , S2 , S3 , E0 , E1 , E2 & E3 are used to access the memory location. -8- Publication Release Date: September 11, 2007 Revision 0 ISD1916 6. FUNCTIONAL DESCRIPTION There are two operational modes: address trigger ( NORM ) and direct trigger ( MODE ). After a new condition is selected on NORM / MODE , the power must be cycled to enable it. 6.1. ADDRESS TRIGGER ( NORM ) OPERATION The start address bits ( S0 , S1 , S2 & S3 ) and end address bits ( E0 , E1 , E2 & E3 ) are used to access the memory location and they can divide the memory into a maximum of 16 slots. As an example of I1916, they are defined as follows: S3 ( E3 ) 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 S2 ( E2 ) 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 S1 ( E1 ) 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 S0 ( E0 ) 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 Row # 0 8 16 24 32 40 48 56 64 72 80 88 96 104 112 120 I1916 Duration [s] 0 1.0 2.0 3.0 4.0 5.0 6.0 7.0 8.0 9.0 10.0 11.0 12.0 13.0 14.0 15.0 6.1.1. Record ( REC ) Operation * * Low active input, level-hold for level-trigger or falling edge for edge-trigger with debounce required. For 8kHz sampling frequency, if REC is held at Low for a period equal to 1 sec or more, then level recording is activated. However, if REC is pulsed Low for less than 1 sec, then edge-trigger recording is initiated. For 6.4kHz sampling frequency, if REC is held at Low for a period equal to 1.25 sec or more, then level recording is activated. However, if REC is pulsed Low for less than 1.25 sec, then edge-trigger recording is initiated. Recording begins from the start address to end address and LED is on. Recording ceases whenever REC returns to High in level-hold mode or a subsequent lower going pulse appears while in edge-trigger mode or when end address is reached. Then an EOM marker is written at the end of message. And LED is off. Then the device will automatically power down. This pin has an internal pull-up device. Once REC is active, input on FT , NORM / MODE , S0 , S1 , S2 , S3 , E0 , E1 , E2 or E3 is illegal. * * * * * * -9- Publication Release Date: September 11, 2007 Revision 0 ISD1916 Fig. 1: Record-Level ( REC ) function till end address Norm/Mode TASet TAHold Fig. 2: Record-Level ( REC ) function with start and stop actions Norm/Mode Mic+/or AnaIn Fig. 3: Record-Edge ( REC ) function with on-off Norm/Mode TAHold Start TDeb Mic+/or AnaIn - 10 - Publication Release Date: September 11, 2007 Revision 0 ISD1916 6.1.2. Edge-triggered Playback ( PlayE ) Operation * * * * * * * Low active input, edge-trigger, toggle on-off, debounce required. Playback begins from the start address to end address or EOM, whichever is occurred first. At the end of message, LED pulses Low momentarily. Then device will automatically power down. During playback, a subsequent trigger terminates the playback operation. If EOM marker is not encountered, then LED will not pulses Low momentarily. This pin has an internal pull-up device. Once PlayE is active, input on PlayL , REC , FT , NORM / MODE , S0 , S1 , S2 , S3 , E0 , E1 , E2 or E3 is banned. Fig. 4 : Playback-Edge ( PlayE ) function Norm/Mode Sp+ Sp- 6.1.3. Level- triggered Playback ( PlayL )Operation * * * * * Low active input, Level-hold, debounce required. Once active, playback begins from the start address and stops whenever PlayL returns to High. When an EOM is encountered, LED pulses Low momentarily. Then device will automatically power down. This pin has an internal pull-up device. Once PlayL is active, input on PlayE , REC , FT , NORM / MODE , S0 , S1 , S2 , S3 , E0 , E1, E2 or E3 is prohibited. Fig. 5: Playback-Level ( PlayL ) function - 11 - Publication Release Date: September 11, 2007 Revision 0 ISD1916 Norm/Mode TAHold Start TDeb TEOM Sp+ Sp- End of Message * However, holding PlayL Low constantly will perform looping playback function, without power down, from start address to end address. Fig. 6: Looping playback function via PlayL Norm/Mode TASet TAHold 6.1.4. Playback (Supersedes Record) Operation * * Playback takes precedence over the Recording operation. If either PlayE or PlayL is activated during a recording cycle, the recording immediately ceases with an EOM marker attached, and without power down, playback of the just-recorded message performs accordingly. Then device powers down. Fig. 7: An example of Playback supersedes Record - 12 - Publication Release Date: September 11, 2007 Revision 0 ISD1916 Norm/Mode TASet TAHold TEOM Mic+/or AnaIn PlayE TDeb SP+ SPTSettle1 TSettle3 6.1.5. XCLK Feature * When precision sampling frequency is required, external clock mode can be activated by setting XCLK to Low. Under such condition, the resistor at Rosc pin must be removed and the external clock signal must be applied to the Rosc pin. These conditions must be satisfied prior to any operations. However, when internal clock is used, XCLK must be linked to High. The external clock frequencies required for various sampling frequencies are listed in below table. Sampling Freq [kHz] 12 8 6.4 5.3 4 3.072 2.048 1.638 1.356 1.024 XCLK [MHz] * * 6.2. DIRECT TRIGGER ( MODE ) OPERATION * The direct trigger is selected by the MODE pin. Once chosen, the supply voltage must be reset to allow the device to construct itself to the appropriate configuration by re-defining the function on the related control pins. Also, the mode change is only allowed while the device is in power down state and inhibited during an operation is in progress. Once direct trigger is activated, FMC1 , FMC2 & FMC3 are utilized to select various (1 to 8) fixed message configurations [1]. Pending upon the arrangement on FMC1 , FMC2 & FMC3 , each divided message has approximate equal length of duration, which is related to the number of rows assigned as in below table. The record or playback operation is pre-defined by the R/P pin. Setting this pin to Low allows record operation while setting it to High enables playback operation. Each message can be randomly accessed via its message control pin ( M1 ~ M8 ) and the desired operations are facilitated accordingly. Non-configured pins are automatically disabled and must be floated. Notes: [1] * * * : Number of fixed message arrangement with respect to FMC1 , FMC2 & FMC3 . FMC3 FMC2 FMC1 0 0 0 0 0 1 0 1 0 # of fixed messages [1] 1 2 3 - 13 - Publication Release Date: September 11, 2007 Revision 0 ISD1916 0 1 1 4 1 0 0 5 1 0 1 6 1 1 0 7 1 1 1 8 : Number of memory row arrangement with respect to different number of fixed messages for ISD1916 (128 Rows). The non-configured Message control pins (Mx) will be disabled. # of Msg M1 M2 M3 M4 M5 M6 M7 M8 1 128 2 64 64 3 44 42 42 4 32 32 32 32 5 26 26 26 26 24 6 23 21 21 21 21 21 7 20 18 18 18 18 18 18 8 16 16 16 16 16 16 16 16 : The durations for various fixed message configurations on I1916 device at 8 kHz sampling frequency are shown in below table. # of Msg M1 M2 M3 M4 M5 M6 M7 M8 1 16 2 8 8 3 5.5 5.25 5.25 4 4.0 4.0 4.0 4.0 5 3.25 3.25 3.25 3.25 3.0 6 2.875 2.625 2.625 2.625 2.625 2.625 7 2.50 2.25 2.25 2.25 2.25 2.25 2.25 8 2.0 2.0 2.0 2.0 2.0 2.0 2.0 2.0 [2] [3] Example of four Fixed-Message Configuration: Fig. 8: Record Operation under FMC mode Norm/Mode FM3 FM2 FM1 R/P Stop M1 ~ M4 LED TDeb Mic+/or AnaIn End of Duration Start TDeb TSettle1 Start TDeb TStop1 TFSet - 14 - Publication Release Date: September 11, 2007 Revision 0 ISD1916 Fig. 9: Playback Operation under FMC mode Norm/Mode FM3 FM2 FM1 R/P M1 ~ M4 LED Sp+ SpTFSet Start Stop Start TEOM TDeb TDeb TSettle2 TDeb End of Message 6.3. OTHER OPERATIONS 6.3.1. Rosc Operation * * * * When the ROSC varies from 53.3 K to 160 K, the sampling frequency changes from 12 to 4 kHz accordingly. When ROSC resistor value is changed during playback, the tone of a recorded message will alter either faster or slower. If the ground side of ROSC resistor is floated or tied to VCC, then the current operation will be freezed. The operation will resume when the resistor is connected back to ground. LED 6.3.2. * Operation LED turns on during recording. Also, LED pulses Low at the end of message. The Low period must be sufficiently greater than debounce time. 6.3.3. Feed-Through mode Operation * * * * As FT is held Low, the Mic+ pin will be reconfigured as AnaIn input then the AnaIn signal will be transmitted to the speaker outputs. Under this mode, Mic- pin is not used (must be floated). After FT is enabled, If REC is triggered, then AnaIn signal will be recorded into memory while the Feed-Through path remains on. If FT is already enabled, activating either PlayE or PlayL will first disable the FT path then play the recorded message. Once playback completes, FT path will be resumed. During an operation, activating the FT pin is not allowed. 6.3.4. Power-On Playback Operation * If PlayE is kept at Low during power turns on, the device plays message once, then powers down. - 15 - Publication Release Date: September 11, 2007 Revision 0 ISD1916 * If PlayL is held at Low during power turns on and constantly maintained at Low, the device will play the message repeatedly, with insignificant dead time between messages regardless of sampling frequencies. This status will sustain unless power is turned off or PlayL somehow returns to High. 6.3.5. Automatic Single Message Playback * If LED is connected to PlayE , once PlayE is triggered, then the device plays message repeatedly without power down between the looping playback. However, if PlayE is triggered again during playback, then playback will stop. 6.3.6. Power is interrupted Abruptly * During the device is in operation, it is strongly recommended that the supply power cannot be interrupted. Otherwise, it may cause the device to become malfunctioning. - 16 - Publication Release Date: September 11, 2007 Revision 0 ISD1916 7. ABSOLUTE MAXIMUM RATINGS [1] ABSOLUTE MAXIMUM RATINGS CONDITION Junction temperature Storage temperature range Voltage applied to any pins Voltage applied to Input pins (current limited to +/-20 mA) Voltage applied to output pins (current limited to +/-20 mA) VCC - VSS [1] VALUE 150C -65C to +150C (VSS - 0.3V) to (VCC + 0.3V) (VSS - 1.0V) to (VCC + 1.0V) (VSS - 1.0V) to (VCC + 1.0V) -0.3V to +7.0V Stresses above those listed may cause permanent damage to the device. Exposure to the absolute maximum ratings may affect device reliability and performance. Functional operation is not implied at these conditions. 7.1 OPERATING CONDITIONS OPERATING CONDITIONS CONDITION Operating temperature range Operating voltage (VCC) Ground voltage (VSS) [1] [2] VALUE 0C to +50C +2.4V to +5.5V 0V [1] [2] VCC = VCCA = VCCD VSS = VSSA = VSSD - 17 - Publication Release Date: September 11, 2007 Revision 0 ISD1916 8. ELECTRICAL CHARACTERISTICS 8.1. DC PARAMETERS After design is finalized, need Design engineering's help to update the actual values on this DC Parameter table and the timing parameters. PARAMETER Input Low Voltage Input High Voltage Output Low Voltage Output High Voltage Standby Current Record Current Playback Current Pull-up device for REC , PlayE , PlayL , FT & M1 ~ M8 pins SYMBOL MIN[2] VIL VIH 0.7xVcc VOL VOH 0.7xVcc ISTBY IREC IPLAY RPU1 RMICP RMICN RANAIN VIN1 VIN2 AMSP AASP RSPK Pout TYP[1] MAX[2] 0.3xVcc 0.3xVcc 1 20 20 600 18 18 42 10 30 30 UNITS V V V V A mA mA k K K K mV V dB dB mW mW mW mW V % CONDITIONS IOL = 4.0 mA[3] IOH = -1.6 mA[3] [4] [5] VCC = 5.5V [4] [5] VCC = 5.5V, no load [4] [5] MIC+ Input Resistance MIC- Input Resistance AnaIn Input Resistance MIC Differential Input AnaIn Input Gain from MIC to SP+/Gain from AnaIn to SP+/Output Load Impedance Speaker Output Power 15 6 0 8 670 313 117 49 VDD 1 300 1 40 Peak-to-peak Peak-to-peak VIN = 15~300 mVp-p, AGC = 4.7 F, VCC = 2.4V~5.5V VCC = 2.4V~5.5V Speaker load VDD = 5.5 V VDD = 4.4 V VDD= 3 V VDD= 2.4 V 1Vp-p, 1 kHz sine wave at AnaIn. RSPK =8 Speaker Output Voltage Total Harmonic Distortion VOUT1 THD RSPK = 8 Speaker, Typical buzzer 15 mV p-p 1 kHz sine wave, Cmessage weighted Notes: [1] Typical values @ VCC = 5.5V, TA = 25 and sampling frequency (Fs) at 8 kHz, unless stated. [2] Not all specifications are 100 percent tested. All Min/Max limits are guaranteed by Winbond via design, electrical testing and/or characterization. [3] LED output during recording. [4] VCCA, VCCD and VCCP are connected together. Also, VSSA, VSSD, VSSP1 and VSSP2 are linked together. [5] All required control pins must be at appropriate status. External components are biased under a separated power supply. - 18 - Publication Release Date: September 11, 2007 Revision 0 ISD1916 8.2. AC PARAMETERS CHARACTERISTIC [1] Sampling Frequency Record Duration Playback Duration Debounce Time Address Setup Time Address Hold Time FMC Setup Time Record Settle Time Play Settle Time Delay from Record to Play Record Stop Time LED Pulse Low Time SYMBOL Fs TREC TPLAY TDeb TASet TAHold TFSet TSettle1 TSettle2 TSettle3 TStop1 TEOM 30 256k/F s MIN[2] 4 10.6 10.6 225k/F s 30 225k/F s 30 32k/Fs 256k/F s 128k/F s TYP MAX[2] 12 32 32 UNIT S kHz sec sec msec nsec msec nsec msec msec msec nsec msec CONDITIONS [3] [3] [3] [3] [4] [3] [4] [3] [4] [3] [4] [3] [4] [3] [4] Notes: [1] Conditions are VCC = 5.5V, TA = 25C and sampling frequency (FS) at 8kHz, unless specified. [2] Not all specifications are 100 percent tested. All Min/Max limits are guaranteed by Winbond via design, electrical testing and/or characterization. [3] When different FS is applied, the value will change accordingly. Also, stability of internal oscillator may vary as much as +10% over the operating temperature and voltage ranges. [4] k = 1000. - 19 - Publication Release Date: September 11, 2007 Revision 0 ISD1916 9. TYPICAL APPLICATION CIRCUIT The following typical application examples on ISD1916 series are for references only. They make no representation or warranty that such applications shall be suitable for the use specified. It's customer's obligation to verify the design in its own system for the functionalities, voice quality, current consumption, and etc. In addition, the below notes apply to the following application examples: * The suggested values are for references only. Depending on system requirements, they can be adjusted for functionalities, voice quality and degree of performance. It is important to have a separate path for each ground and power back to the related terminals to minimize the noise. Besides, the power supplies should be decoupled as close to the device as possible. Also, it is crucial to follow good audio design practices in layout and power supply decoupling. See recommendations in Application Notes from our websites. Example #1: Operations via start and end addresses under address trigger mode ( NORM ) REC PLAYE PLAYL S3 S2 S1 To switches or address I/Os VCC 4.7 k 4.7 F* 4.7 k 0.1 F* 0.1 F* 4.7 F* 4.7 k Rosc* NORM LED XCLK VCCD VSSD ISD1916 VCCA VSSA VCCP VSSP1 VSSP2 SP+ SP1 K D1 Vcc VCCA VCCD VCCP 10 F* Gnd VCCD 0.1 F S0 E3 E2 E1 E0 FT Mic+_AnaIn MicAGC Rosc VCCA 0.1 F 10 F* VCCP 0.1 F 10 F* 0.1 F 10 F* Speaker - 20 - Publication Release Date: September 11, 2007 Revision 0 ISD1916 Example #2: Fixed Message Configuration Operations under direct trigger mode ( MODE ) VCC 1 k D1 R/P M1 M2 M3 M4 M5 M6 VCC 4.7 k 4.7 F* 4.7 k 0.1 F* 0.1 F* 4.7 k 4.7 F* Rosc* LED MODE FMC3 FMC2 FMC1 VCCD VSSD ISD14B20 VCCA VSSA VCCP VSSP1 VSSP2 SP+ SPSpeaker 0.1 F 10 F* 0.1 F 0.1 F VCCA VCCD VCCP Vcc Gnd VCCD 10 F* M7 M8 VCCA 0.1 F 10 F FT Mic+_AnaIn MicAGC Rosc VCCP 10 F* Good Audio Design Practices Winbond's ChipCorder are very high-quality single-chip voice recording and playback devices. To ensure the highest quality voice reproduction, it is important that good audio design practices on layout and power supply decoupling are followed. See Application Information links below for details. Good Audio Design Practices http://www.winbond-usa.com/products/isd_products/chipcorder/applicationinfo/apin11.pdf Single-Chip Board Layout Diagrams http://www.winbond-usa.com/products/isd_products/chipcorder/applicationinfo/apin12.pdf It is strongly recommended that before any design or layout project starts, the designer should contact Winbond Sales Rep for the most update technical information and layout advice. - 21 - Publication Release Date: September 11, 2007 Revision 0 ISD1916 10. PACKAGING 10.1 28-LEAD 300-MIL PLASTIC SMALL OUTLINE INTEGRATED CIRCUIT (SOIC) 28 27 26 25 24 23 22 21 20 19 18 17 16 15 1 2345 6 7 8 9 10 11 12 13 14 A G C B D E F H Plastic Small Outline Integrated Circuit (SOIC) Dimensions INCHES Min A B C D E F G H Note: 0.400 0.024 0.701 0.097 0.292 0.005 0.014 Nom 0.706 0.101 0.296 0.009 0.016 0.050 0.406 0.032 0.410 0.040 10.16 0.61 Max 0.711 0.104 0.299 0.0115 0.019 Min 17.81 2.46 7.42 0.127 0.35 MILLIMETERS Nom 17.93 2.56 7.52 0.22 0.41 1.27 10.31 0.81 10.41 1.02 Max 18.06 2.64 7.59 0.29 0.48 Lead coplanarity to be within 0.004 inches. - 22 - Publication Release Date: September 11, 2007 Revision 0 ISD1916 11. ORDERING INFORMATION Product Number Descriptor Key I19 xxxxxx Product Name: I = ISD Product Series: 19 = 1900 Duration: 16 : 10.6 - 32 secs Temperature: I = Industrial (-40C to +85C) Package Type: S = Small Outline Integrated Circuit (SOIC) Package Lead-Free: Y = Lead-Free Tape & Reel: Blank = None R = Tape & Reel When ordering ISD1916 devices, please refer to the above ordering scheme. Contact the local Winbond Sales Representatives for any questions and the availability. For the latest product information, please contact the Winbond Sales/Rep or access Winbond's worldwide web site at http://www.winbond-usa.com - 23 - Publication Release Date: September 11, 2007 Revision 0 ISD1916 12. VERSION HISTORY VERSION 0 DATE Aug 11, 2007 Initial revision DESCRIPTION - 24 - Publication Release Date: September 11, 2007 Revision 0 ISD1916 Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Furthermore, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur. Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales. The contents of this document are provided only as a guide for the applications of Winbond products. Winbond makes no representation or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to discontinue or make changes to specifications and product descriptions at any time without notice. No license, whether express or implied, to any intellectual property or other right of Winbond or others is granted by this publication. Except as set forth in Winbond's Standard Terms and Conditions of Sale, Winbond assumes no liability whatsoever and disclaims any express or implied warranty of merchantability, fitness for a particular purpose or infringement of any Intellectual property. The contents of this document are provided "AS IS", and Winbond assumes no liability whatsoever and disclaims any express or implied warranty of merchantability, fitness for a particular purpose or infringement of any Intellectual property. In no event, shall Winbond be liable for any damages whatsoever (including, without limitation, damages for loss of profits, business interruption, loss of information) arising out of the use of or inability to use the contents of this documents, even if Winbond has been advised of the possibility of such damages. Application examples and alternative uses of any integrated circuit contained in this publication are for illustration only and Winbond makes no representation or warranty that such applications shall be suitable for the use specified. The 100-year retention and 100K record cycle projections are based upon accelerated reliability tests, as published in the Winbond Reliability Report, and are neither warranted nor guaranteed by Winbond. This product incorporates SuperFlash(R). Information contained in this ISD(R) ChipCorder(R) datasheet supersedes all data for the ISD ChipCorder products published by ISD(R) prior to August, 1998. This datasheet and any future addendum to this datasheet is(are) the complete and controlling ISD(R) ChipCorder(R) product specifications. In the event any inconsistencies exist between the information in this and other product documentation, or in the event that other product documentation contains information in addition to the information in this, the information contained herein supersedes and governs such other information in its entirety. This datasheet is subject to change without notice. Copyright(c) 2005, Winbond Electronics Corporation. All rights reserved. ChipCorder(R) and ISD(R) are trademarks of Winbond Electronics Corporation. SuperFlash(R) is the trademark of Silicon Storage Technology, Inc. All other trademarks are properties of their respective owners. Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners. - 25 - Publication Release Date: September 11, 2007 Revision 0 |
Price & Availability of ISD1916SYI
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |